Simulating the delay in logic networks for large, high-speed computers | IEEE Conference Publication | IEEE Xplore