Multiprocessing within a chip may be the next step in the evolution of single-chip microprocessors. The methodology described here achieves multiple-instruction-stream concurrency with a shared-resource pipeline architecture.