Design considerations for high-data-rate chip interconnect systems | IEEE Journals & Magazine | IEEE Xplore