A Code Partitioning Tool for Simulink Models to Implement on FPGA-Based Network-on-Chip Architecture | IEEE Conference Publication | IEEE Xplore