An FPGA Scalable Parallel Viterbi Decoder | IEEE Conference Publication | IEEE Xplore