Using Multiple Clocks in Highlevel Synthesis to overcome unbalanced clock cycles

Using Multiple Clocks in Highlevel Synthesis to overcome unbalanced clock cycles | IEEE Conference Publication | IEEE Xplore