On-chip Communication Buffer Architecture Optimization Considering Bus Width | IEEE Conference Publication | IEEE Xplore