Accelerated On-chip Communication Test Methodology Using a Novel High-Level Fault Model | IEEE Conference Publication | IEEE Xplore