Loading [a11y]/accessibility-menu.js
A NoC-Based Spatial DNN Inference Accelerator With Memory-Friendly Dataflow | IEEE Journals & Magazine | IEEE Xplore

A NoC-Based Spatial DNN Inference Accelerator With Memory-Friendly Dataflow


Abstract:

This article addresses the challenges of excessive storage overhead and the absence of sparsity-aware design in Network-on-Chip (NoC)-based spatial deep neural network ac...Show More

Abstract:

This article addresses the challenges of excessive storage overhead and the absence of sparsity-aware design in Network-on-Chip (NoC)-based spatial deep neural network accelerators. The authors present a prototype chip that outperforms existing accelerators in both energy and area efficiency, demonstrated on TSMC 28-nm process technology. —Mahdi Nikdast, Colorado State University, USA —Miquel Moreto, Barcelona Supercomputing Center, Spain —Masoumeh (Azin) Ebrahimi, KTH Royal Institute of Technology, Sweden —Sujay Deb, IIIT Delhi, India
Published in: IEEE Design & Test ( Volume: 40, Issue: 6, December 2023)
Page(s): 39 - 50
Date of Publication: 30 August 2023

ISSN Information:

Funding Agency:


References

References is not available for this document.