Reducing power dissipation, delay, and area in logic circuits by narrowing transistors | IEEE Journals & Magazine | IEEE Xplore