Bit Cell Optimizations and Circuit Techniques for Nanoscale SRAM Design | IEEE Journals & Magazine | IEEE Xplore