Strategies of Computational Process Synthesis — a System-Level Model of HW/SW (Micro)Architectural Mechanisms | IEEE Conference Publication | IEEE Xplore