Symbolic loop parallelization for balancing I/O and memory accesses on processor arrays | IEEE Conference Publication | IEEE Xplore