Deriving Pipeline Models for Timing Analysis from High-Level HDL Processor Designs | IEEE Conference Publication | IEEE Xplore