Two-ported cache alternatives for superscalar processors | IEEE Conference Publication | IEEE Xplore