A code decompression architecture for VLIW processors | IEEE Conference Publication | IEEE Xplore