A high-speed dynamic instruction scheduling scheme for supersealar processors | IEEE Conference Publication | IEEE Xplore