Process Variation Tolerant 3T1D-Based Cache Architectures | IEEE Conference Publication | IEEE Xplore