Layout optimizations to decrease internal power and area in digital CMOS standard cells | IEEE Conference Publication | IEEE Xplore