Compact modeling of memristive IMP gates for reliable stateful logic design | IEEE Conference Publication | IEEE Xplore