Challenges for analog circuits in sub-100 nm CMOS nodes | IEEE Conference Publication | IEEE Xplore