Defect-Tolerant Logic Synthesis for Memristor Crossbars with Performance Evaluation | IEEE Journals & Magazine | IEEE Xplore