A Parallel and Updatable Architecture for FPGA-Based Packet Classification With Large-Scale Rule Sets | IEEE Journals & Magazine | IEEE Xplore