Misalignment-aware delay modeling of narrow on-chip interconnects considering variability | IEEE Conference Publication | IEEE Xplore