Efficiency evaluation of a SystemVerilog-based real number model | IEEE Conference Publication | IEEE Xplore