Designing FPGA-Based Mealy FSMs with Two Levels of Logic | IEEE Conference Publication | IEEE Xplore