Design of FPGA-Based Mealy FSMs with Counters | IEEE Conference Publication | IEEE Xplore