An FPGA Implementation of Two-Input LUT Based Information Bottleneck LDPC Decoders | IEEE Conference Publication | IEEE Xplore