Teaching the design of a chip under the Cadence Opus environment using the Alliance cell libraries | IEEE Conference Publication | IEEE Xplore