Hardware/software co-training by FPGA/ASIC synthesis and programming of a RISC microprocessor-core | IEEE Conference Publication | IEEE Xplore