SystemVerilog assertion for microarchitecture education considering situated nature of learning: A senior project | IEEE Conference Publication | IEEE Xplore