NAND flash architectures reducing write amplification through multi-write codes | IEEE Conference Publication | IEEE Xplore