Modeling and testing transistor faults in content-addressable memories | IEEE Conference Publication | IEEE Xplore