Optimizing memory tests by analyzing defect coverage | IEEE Conference Publication | IEEE Xplore