Adder merged DRAM architecture | IEEE Conference Publication | IEEE Xplore