A fault modeling technique to test memory BIST algorithms | IEEE Conference Publication | IEEE Xplore