Fault modeling and pattern-sensitivity testing for a multilevel DRAM | IEEE Conference Publication | IEEE Xplore