A multilevel DRAM with hierarchical bitlines and serial sensing | IEEE Conference Publication | IEEE Xplore