Systematic memory test generation for DRAM defects causing two floating nodes | IEEE Conference Publication | IEEE Xplore