A systematic approach to reducing semiconductor memory test time in mass production | IEEE Conference Publication | IEEE Xplore