A methodology for validating manufacturing test vector suites for custom designed scan-based circuits | IEEE Conference Publication | IEEE Xplore