Robust Vera coding techniques for gate-level and tester-compliant SoC verification environments | IEEE Conference Publication | IEEE Xplore