Test Calculation for Logic and Delay Faults in Digital Circuits | IEEE Conference Publication | IEEE Xplore