A Scalable Symbolic Simulator for Verilog RTL | IEEE Conference Publication | IEEE Xplore