System Verilog Assertion Debugging Based on Visualization, Simulation Results, and Mutation | IEEE Conference Publication | IEEE Xplore