A 30–40 GHz fractional-N frequency synthesizer development using a Verilog-A high-level design methodology | IEEE Conference Publication | IEEE Xplore