Architecture for increased address space in an ultra-low-power microprocessor | IEEE Conference Publication | IEEE Xplore