A Fast 64-bit hybrid adder design in 90nm CMOS process | IEEE Conference Publication | IEEE Xplore