A 6.4 Gb/s data lane design for forwarded clock receiver in 65nm CMOS | IEEE Conference Publication | IEEE Xplore