Design of a 10-Gb/s integrated limiting receiver for silicon photonics interconnects | IEEE Conference Publication | IEEE Xplore